<u> </u>	MODEL NO	. :	G1548FH103GG-001
----------	-----------------	-----	------------------

ISSUED DATE: <u>2017-10-09</u>

VERSION : A2

■ Preliminary Specification □ Final Product Specification

Customer	•

Approved by	Notes

GVO Confirmed:

Prepared by	Checked by	Approved by	
子版坤	陈此礼	\$3.55 B	

This technical specification is subjected to change without notice.



Table of Contents

Tab	le of C	Contents	2
Red	cord of	f Revision	3
1	Gene	eral Specifications	4
2	Input	/output Terminals	5
3	2.1 2.2 2.3 2.4 Abso	Main FPC Pin Assignment. TP FPC Pin Assignment-On-cell TP Input / Output Signal Interface Circuit block diagram (Display) MCU and Display Module Interface Conflagration	6 6
4	3.1 Electi	Driving AMOLED Panelrical Characteristics	
	4.1 Ta=2	Driving AMOLED Panel5℃5	
5	AC C	haracteristics	9
6	5.1 5.2 5.3 Reco	MIPI Interface Characteristics Display RESET Timing Characteristics TE Timing Characteristics mmended Operating Sequence	12 13
7	6.1 6.2 Optic	Display Power on / off Sequence	15
8	Envir	onmental / Reliability Test	22
9	Quali	ty Level	23
10	9.1 9.2 9.3 Mech	AMOLED Module of Characteristic Inspection Sampling Procedures for each item acceptance table Inspection Item anical Drawing	23 24
11	Preca	autions for Use of AMOLED Modules	29
	11.1 11.2 11.3	Handling Precautions: Storage Precautions: Transportation Precautions:	29



Record of Revision

Rev	Issue Date	Description	Editor
A0	2017.04.05	Draft	Yu zhenkun
A1	2017.06.26	Change Driver IC	Yu zhenkun
A2	2017.10.09	Change FPC Connector & Optical Characteristics Optical Specification & Mechanical Drawing	Yu zhenkun



1 General Specifications

	Feature	Spec	Remark
	Screen Size (inch)	5.48	
	Display Mode	AMOLED	
	Resolution(dot)	1080(W)×1920(H)	
	Active Area(mm)	Size (inch) 5.48	
Display Spec	Pixel Pitch (um)		
	Technology Type	LTPS	
	Display Mode Resolution(dot) Active Area(mm) Bixel Pitch (um) Technology Type Color Depth Interface Surface Treatment With TP/Without TP Module Outline Dimension(W x H x D) (mm) Weight (g) Driver IC(Type) AMOLED AMOLE AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLE AMOLED AMOLE AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLED AMOLE AMOLED AMO		
	Interface	MIPI 4LANE	
	Surface Treatment	5.48 AMOLED 1080(W)×1920(H) 68.256(W)×121.344 (H) 94.8 (W)×63.2(H) LTPS 16.7M MIPI 4LANE Hard Coating With TP(on Cell) 70.356 (W)×127.344(H)×0.773(D) TBD RM67198	
Machaniaal	With TP/Without TP	With TP(on Cell)	
Mechanical Characteristi cs	,	70.356 (W)x127.344(H)x0.773(D)	
CS	Weight (g)	TBD	
Electronic	Driver IC(Type)	RM67198	
Licetionic	Touch IC(Type)	GT1151	

Note 1: Requirements on Environmental Protection: RoHS.



2 Input/output Terminals

2.1 Main FPC Pin Assignment

FPC connector: AXE640124, B-TO-B Connector.

Main board recommended connector: AXE540127 B-TO-B Connector.

No	Symbol	I/O	Description	
1	OTP	Р	Power supply for MTP Programming or Erase. If it is not used please open it.	
2	D3N	1	MIPI data lane	
3	NC		NC	
4	D3P	I	MIPI data lane	
5	ELON2	0	DC/DC Power IC S-Wire CTRL Pin	
6	GND	GND	Ground	
7	VDDP_EN	0	DC/DC Power Enable Pin	
8	D0N	I/O	MIPI data lane	
9	PCD	0	Panel Crack Detection Pin	
10	D0P	I/O	MIPI data lane	
11	TE	I	Sync Signal for preventing Tearing Effect	
12	GND	GND	Ground	
13	ERR_FG	0	MIPI Error Pin	
14	CKN	I	MIPI clock lane	
15	RESX	I	Display reset. Active low.	
16	CKP	I	MIPI clock lane	
17	VDDIO	Р	Power supply for display logic circuits	
18	GND	GND	Ground	
19	TSP_1.8V	Р	Power supply for display logic circuits	
20	D1N	I	MIPI data lane	
21	AVDD	Р	External Power Input for AVDD	
22	D1P	I	MIPI data lane	
23	VCI	Р	Power supply for display analog circuits	
24	GND	GND	Ground	
25	TSP_SDA	I/O	SDA pin for TP	
26	D2N	I	MIPI data lane	
27	TSP_SCL	I	SCL pin for TP	
28	D2P	I	MIPI data lane	
29	TSP_INT	I	INT pin for TP	
30	GND	GND	Ground	
31	TSP_ 3.3V	Р	Analog Power for TP	
32	TSP_RESET	I	Reset Pin for TP, Active low.	
33	NC	Р	NC	




34	NC		NC
35	ELVDD	Р	Positive power supply for EL
36	ELVSS	Р	Negative power supply for EL
37	ELVDD	Р	Positive power supply for EL
38	ELVSS	Р	Negative power supply for EL
39	ELVDD	Р	Positive power supply for EL
40	ELVSS	Р	Negative power supply for EL

Note: I=Input; O=Output; P=Power; I/O=Input / Output

2.2 TP FPC Pin Assignment-On-cell TP Input / Output Signal Interface


No	Symbol	I/O	Description		
1	TSP_DVDD_1.8V	Power	Power supply for display logic circuits		
2	TSP_RESET	Power Supply for display logic circuses I Reset Pin for TP, Active low Day SDA pin for TP DA I/O SDA pin for TP CL I/O SCL pin for TP			
3	TSP_AVDD_3.3V	_			
4	TSP_SDA	I/O	SDA pin for TP		
5	TSP_SCL	I/O	SCL pin for TP		
6	TSP_INT	I/O	INT pin for TP		
7	GND	GND	Ground		

2.3 Circuit block diagram (Display)



2.4 MCU and Display Module Interface Conflagration







3 Absolute Maximum Ratings

3.1 Driving AMOLED Panel

Maximum Ratings (Voltage Referenced to VSS) Vss=0V, Ta=25°C

Item	Symbol	MIN	MAX	Unit
Analog Power supply	VCI	-0.3	+5.0	V
Logic Power supply	VDDIO	-0.3	+4.0	V
Positive Power Input	ELVDD	-	+5.0	V
Negative Power Input	ELVSS	-5.0	-	V

Note: Functional operation should satisfy the limits in the Electrical Characteristics tables or Pin Description section. If the module exceeds the absolute maximum ratings, permanent damage may occur. Besides, if the module is operated with the absolute maximum ratings for a long time, the reliability may also drop.

4 Electrical Characteristics

4.1 Driving AMOLED Panel


Ta=25°C

Item		Symbol	MIN	TYP	MAX	Unit
Logic Power supply		VDDIO	1.65	1.8	3.30	V
Analog Power supply		VCI	2.65	2.8	3.60	V
Source Analog Power		AVDD	6.30	6.4	6.50	V
Default Positive Output	Voltage	ELVDD		4.6		V
Positive Output voltage to	otal variation	ELVDD	-0.80		+0.80	%
Default Negative Output	voltage	ELVSS	-5		-1	V
Negative output voltage t	otal variation	LLV33	-1.00		+1.00	%
Touch analog power supp	oly	TP_AVDD	2.70	2.8	3.60	V
	High Level	VIH	0.80*VDDIO	-	VDDIO	V
Input Signal Voltage	Low Level	VIL	0.00	-	0.20*VDDIO	V
Output Signal Voltage	High Level	VOH	0.80*VDDIO	-	VDDIO	V
Output Signal Voltage	Low Level	VOL	0.00	-	0.20*VDDIO	V
		I _{ELVDD} /I _{ELVSS}	1	200	1	mA
Normal		I _{VCI}	1	2.1	3.2	mA
		I _{VDDIO}	1	50	70	mA
Stand-by		I _{VCI}	1	38	1	uA
		I _{VDDIO}	1	168	1	uA




AC Characteristics

5.1 MIPI Interface Characteristics HS Data Transmission Burst




HS clock transmission






Turnaround Procedure



Bus turnaround (BAT) from MPU to display module timing






Timing Parameters:

Parameter	Description	Min	Тур	Max	Unit
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data	60ns + 52*UI			ns
	Lane has transitioned to LP Mode. Interval				
	is defined as the period from the end of				
_	T _{HS-TRAIL} to the beginning of T _{CLK-TRAIL} .				
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0	60			ns
	state after the last payload clock bit of a HS				
_	transmission burst.				
T _{HS-EXIT}	Time that the transmitter drives LP-11	300			ns
_	following a HS burst.	T. (D (00	
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable	Time for Dn to		38	ns
	the HS line termination, starting from the	reach V _{TERM-EN}			
_	time point when Dn crosses V _{IL,MAX} .	00		0.5	
T _{CLK-PREPARE}	Time that the transmitter drives the Clock	38		95	ns
	Lane LP-00 Line state immediately before				
	the HS-0 Line state starting the HS transmission.				
_		8			1.11
T _{CLK-PRE}	Time that the HS clock shall be driven by	0			UI
	the transmitter prior to any associated Data				
	Lane beginning the transition from LP to HS mode.				
т —	T _{CLK-PREPARE} + time that the transmitter	300			ns
+ T _{CLK-PREPARE}	drives the HS-0 state prior to starting the	300			113
T CLK-ZERO	Clock.				
T _{D-TERM-EN}	Time for the Data Lane receiver to enable	Time for Dn to		35 ns +4*UI	
D-TERM-EN	the HS line termination, starting from the	reach V _{TERM-EN}		00 113 14 01	
	time point when Dn crosses V _{IL.MAX} .	TERM-EN			
T _{HS-PREPARE}	Time that the transmitter drives the Data	40ns + 4*UI		85 ns + 6*UI	ns
' HS-PREPARE	Lane LP-00 Line state immediately before	30/13 / 4 01		00 113 1 0 01	113
	the HS-0 Line state starting the HS				
	transmission				
T _{HS-PREPARE}	T _{HS-PREPARE} + time that the transmitter	145ns + 10*UI			ns
+ T _{HS-ZERO}	drives the HS-0 state prior to				
· H3-ZERU	transmitting the Sync sequence.				
T _{HS-TRAIL}	Time that the transmitter drives the flipped	60ns + 4*UI			ns
- HO-IRAIL	differential state after last payload data bit				
	of a HS transmission burst				
J		-		-	



	HOHAIT GOVIOLONOX OF TOPPED	1011100	, <u></u>	G10-101 11100	<u> </u>	•
Parameter	Description	Min	Тур	Max	Unit	Notes
T _{LPX(M)}	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns	1,2
T _{TA-SURE(M)}	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(M)}		2*T _{LPX(M)}	ns	2
T _{LPX(D)}	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns	1,2
T _{TA-GET(D)}	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		5*T _{LPX(D)}		ns	2
T _{TA-GO(D)}	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		4*T _{LPX(D)}		ns	2
T _{TA-SURE(D)}	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(D)}		2*T _{LPX(D)}	ns	2

5.2 Display RESET Timing Characteristics Reset input timing:



VDDIO=1.65 to 3.3V, VDD=2.7 to 3.6V, AGND=DGND=0V, Ta=-40 to 85° C

Timing Parameters

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	μs
t _{REST}	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-		-	120	When reset applied during Sleep out mode	ms

Note1. Spike caused by an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10μs	Reset
Between 5μs and 10μs	Reset starts (It depends on voltage and temperature condition.)


Note 2. During the resetting period, the display will be blank (The display is entering blanking sequence,



whose maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains blank in Sleep In –mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

5.3 TE Timing Characteristics

Mode1, The Tearing Effect Output line consists of V-Blanking information only.




Tvdh = The LCD display is not updated from the frame memory. Tvdl = The LCD display is updated from the frame memory.



6 Recommended Operating Sequence


6.1 Display Power on / off Sequence

6.1.1 Power On Sequence





6.1.2 Power Off Sequence



6.2 Brightness control

In at/Dana	DAM	Addr	ess	Data Tura	Description
Inst/Para	R/W	MIPI	Other	Date Type	Description
BRTCTRL	W	51h	5100h	Hex	Value form 0~255(FF)



7 Optical Characteristics Optical Specification

Item		Symbol	Condition	Min	Тур	Max	Unit	Remark	
		θТ		80					
) ("	[OD: 40	80				Note 2	
View Angle		θL	CR≥10	80			Degree	Test Equipment: CS2000A	
		θR		80				0020007	
Contrast Rat	tio	CR	θ=0°	10000				Note1 Note3 Test Equipment:	
								CS2000A	
		T _{ON}						Note1	
Response Ti	ime	T _{OFF}	25 ℃			2	ms	Note4 Test Equipment: Admesy MSE	
	White	х		(0.285)	(0.300)	(0.315)			
	vvriite	у		(0.295)	(0.310)	(0.325)			
	Red	х		(0.625)	(0.655)	(0.685)		Test Equipment: CS2000A	
Chromoticity		у		(0.315)	(0.345)	(0.375)		Note: Chromaticity	
Chromaticity	Green	х		(0.210)	(0.250)	(0.290)		can be modified	
		у		(0.670)	(0.710)	(0.750)		according to customer demand	
	Blue	х		(0.105)	(0.135)	(0.165)		domana	
	Diue	у		(0.030)	(0.060)	(0.090)			
Uniformity		U		70	85		%	Note1 Note6 luminance of center point is 350±35nits Test Equipment: CS2000A	
NTSC				90			%	Note5	
Luminance		L		280	350	420	Cd/m ²	Note1 Note7 Test Equipment: CS2000A	
Cross-talk						5	%	Note8 L≤350nits	



	<u> </u>			• • • • • • • • • • • • • • • • • • • •	, , , _ , _ , _ , _ , _ , _ , _ , _ , _	<u> </u>
						Test Equipment: CS2000A
Gamma			2.0	2.2	2.4	Gamma=2.2±0.2 (L≤350nits); Gamma Self-adjustment (L> 350nits)
						Test Equipment: CS2000A

Test Conditions:


the ambient temperature is 25°C.

1. The test systems refer to Note1 and Note2.



Note 1: Definition of optical measurement system.

The optical characteristics should be measured in dark room. The optical properties are measured at the center point of the AMOLED screen. All input terminals AMOLED panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system.




Fig. 1 Definition of viewing angle



Note 3: Definition of contrast ratio

 $Contrast\ ratio(CR) = \frac{Lu\, min\, ance\ measured\ when\ LCD\ is\ on\ the\ "white"\ state}{Lu\, min\, ance\ measured\ when\ LCD\ is\ on\ the\ "Black"\ state}$


"White state ": A state where the AMOLED should be driven by Vwhite.

"Black state": A state where the AMOLED should be driven by Vblack.

Note 4: Definition of response time

The response time is defined as the AMOLED optical switching time interval between "White" state and "Black" state. Rise time (T_{ON}) is the time betwe

g from 90% to 10%. And fall time (T_{OFF}) is the time between photo detector output intensity changing from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates are measured at the center point of AMOLED.



Note 6: Definition of luminance uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity(U) = Lmin/Lmax

L-----Active area length W----- Active area width




Fig. 2 Definition of uniformity

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of luminance:

Measure the luminance of white state at the center point.


Note 8: Cross Talk

A. Measure luminance at the position, P0.


B. Calculate cross talk as below equation.



$$\begin{split} & L_{\text{W_OFF}} = \frac{L_{\text{W1}} + L_{\text{W2}} + L_{\text{W3}} + L_{\text{W4}}}{4} \\ & L_{\text{B_OFF}} = \frac{L_{\text{B1}} + L_{\text{B2}} + L_{\text{B3}} + L_{\text{B4}}}{4} \\ & \text{crosstalk} = \frac{|L_{\text{Wi_ON}} - L_{\text{W_OFF}}|}{L_{\text{W_OFF}}} \times 100\% \qquad (i = 5 \text{ to 8}) \\ & \text{crosstalk} = \frac{|L_{\text{Bi_ON}} - L_{\text{B_OFF}}|}{L_{\text{B_OFF}}} \times 100\% \qquad (i = 5 \text{ to 8}) \end{split}$$



(a) Lw_off, LB_off measuring pattern



(b) Lw_on, LB_on measuring pattern



8 Environmental / Reliability Test

No	Test Item	Condition	Remark
1	High Temperature Operation	+60℃, 120hrs	IEC60068-2-2,GB2423.2
2	Low Temperature Operation	-20℃, 120hrs	IEC60068-2-1 GB2423.1
3	High Temperature Storage	+70℃, 120hrs	IEC60068-2-2 GB2423.2
4	Low Temperature Storage	-30℃, 120hrs	IEC60068-2-1 GB2423.1
5	High Temperature & High Humidity Operation	60℃, 90% RH,120hrs	IEC60068-2-78 GB/T2423.3
6	Thermal Shock (Non-operation)	-40(°C)/30(min) ~+85 (°C)/30(min), Change time:10min, 30Cycles	Start with cold temperature, End with high temperature, IEC60068-2-14,GB2423.22
7	High Temperature & High Humidity Storage	60℃, 90% RH,120hrs	IEC60068-2-78 GB/T2423.3
8	Electro Static Discharge (Operation)	C=150pF, R=330Ω , 5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times; (Environment: 15°C~35°C, 30%~60%, 86Kpa~106Kpa).	IEC61000-4-2 GB/T17626.2



9 Quality Level

9.1 AMOLED Module of Characteristic Inspection

The environmental condition and visual inspection shall be conducted as below:

(1) Ambient temperature: 20~25°C

(2) Humidity: 55 ± 10%RH

(3) Ambient light intensity of visual inspection: 1000 ~ 1200 lux

(4) Ambient light intensity of function inspection: 100~150lux

(5) Viewing Distance: 30 ± 5cm

(6) Viewing angle (tolerance): the front side 45° (Z) ±15°

(7) Inspection time: 10 ±2 sec

9.2 Sampling Procedures for each item acceptance table

Defect type	Sampling Procedures	AQL
Major defect	GB/T2828.1-2003 Inspection level II normal inspection single sample inspection	0.25
Minor defect	GB/T2828.1-2003 Inspection level II normal inspection single sample inspection	0.65

Major defect:

Any defect may result in functional failure, or reduce the usability of product for its purpose, such as electrical failure, deformation and so on.

Minor defect

A defect does not reduce the usability of product for its intended purpose, such as dot defect and so on.

The criteria on major and/or minor judgment will be according with the classification of defects.



9.3 Inspection Item

9.3	Inspection Item						Defect	
No.	Item	Area		Criterion of Defect				
			Туре		DS	Acceptable number		
1	Dot Defect	AA	Bright Dot	≥1	10mm	0	Minor	
			Dark Dot	≥′	10mm	4	IVIIIIOI	
2	No Display	AA		1		Not allowed	Major	
3	Abnormal Display	AA		1		Not allowed	Major	
4	Normally white	AA		1		Not allowed	Major	
			alia ala lia a	Briç	ght line	Not allowed		
			single line	Da	ırk line	Not allowed		
				Briç	ght line	Not allowed		
5	Line Defect	AA	Multiple lines	Dark line		Not allowed	Major	
				Bright line		Not allowed		
			Half-Line	-Line Dark li		Not allowed	1	
6	Mura	AA	C	Consultina L	imit samples	anowed	Major	
			The following Criterion is applicable to an mm)			/ side (unit:	•	
			type	Z	X	Υ		
7	Edge/Side breakage	OA	1	≤T	≤2.0	not extended to circuit Area not extended to Frit	Minor	
8	Glass crack	Whole area		1	<u> </u>	Not allowed	Major	
9 Panel Scratch		2 00	W (mm)	L (mm)	DS (mm)	Acceptable number		
			W≤0.03	L<5.0	≥10	Ignore		
		۸۸		L≤2.0	≥10	Ignore	Minor	
	Panel Scratch		0.03 <w≤0.05< td=""><td>2.0< L≤5.0</td><td>≥10</td><td>2</td><td colspan="2">IVIII IOI</td></w≤0.05<>	2.0< L≤5.0	≥10	2	IVIII IOI	
			0.05 <w< td=""><td>-</td><td>0</td><td>0</td><td></td></w<>	-	0	0		
			L>5.0	0	0			




国显	■ 〒 Y 电 KUNSHAN GOVISIONOX OPTOELECTRONICS CO., LTD G1548FH103GG-00								
			W (mm)	L (mm)	DS (mm)	Acceptable number			
			W≤0.03	Ignore	≥10	Ignore			
		GA、FA、		L≤2.0	≥10	Ignore			
		OA area	0.03 <w≤0.05< td=""><td>2.0< L≤5.0</td><td>≥10</td><td>2</td><td>Minor</td></w≤0.05<>	2.0< L≤5.0	≥10	2	Minor		
			0.05 <w< td=""><td>-</td><td>0</td><td>0</td><td></td></w<>	-	0	0			
				L>5.0	0	0			
		Circuit Area of OA		1		Not allowed			
10	Frit Encapsulation	FA			than the desigr		Minor		
11	raised point	Whole area		1		Not allowed	Major		
	Concave dot			D (mm)	DS (mm)	Acceptable number			
	Black and		Front (Encap	D≤0.20	≥10	Ignore			
12	white dot√ Polarizer	AA	surface)	0.20< D≤0.50	≥10	3	Minor		
	Dent/Bubble			0.50 <d< td=""><td>≥10</td><td>0</td><td></td></d<>	≥10	0			
			Rear (LTPS surface)	1	1	Ignore			
			W (mm)	L (mm)	DS	Acceptable number			
	Polarizer		W≤0.03	Ignore	≥10	Ignore			
40	Scratch/		0.03 <w≤0.05< td=""><td>L≤2.0</td><td>≥10</td><td>Ignore</td><td></td></w≤0.05<>	L≤2.0	≥10	Ignore			
13	Fiber(Linear)	AA		2.0< L≤5.0	≥10	3	Minor		
			0.05 <w< td=""><td>-</td><td>≥10</td><td>0</td><td></td></w<>	-	≥10	0			
				L>5.0	≥10	0			
14	Panel dirt	AA	1	1	1	Not allowed	Minor		
15	LIV	Not IC side	Over coating			Not allowed	Minor		
13	15 UV IC side		The coating of POL.				IVIII IOI		
		IC and	The coating is n	not allowed	breakage or Bu	ubble.	Major		
	T. #. c l	FPC bonding area	The coating is not allowed higher than POL.						
16	Tuffy glue	Other area	Tuffy glue is not of Bubble is not	more than	0.5mm.		Minor		
		aita	The coating is not allowed higher than POL.						
		IC	Not allowed						



			,			
		FPC	Ribbon glue: the width is not more than 1mm.			
			Dot glue: the diameter is not more than 2mm.			
			The component should not have polarity opposition.	Major		
			No wrong insertion			
			FPC should not have serious crease which destroy the			
			line , prick and spots damage , scratch is not allowed	Minor		
			if Cu layer is exposed.			
			The gold fingers should not be oxidized, scraped,	Major		
17	FPCA	FPC	folded, impressed, broken, spotted or dissymmetry.	Major		
			Make sure FPC is not scalded, with its location holes	Major		
			not having deficiency or obviously shift.	Major		
			The component of FPC should be the same as BOM	Major		
			list.	iviajui		
			No remaining soldering Sn	Major		
			No visual particle on the pad line	Minor		
	FPCA End	Bonding	The size above 1/2 of soldering electrode of the parts			
18	Overhang	area	overhang to the LAND is prohibited.	Major		
	0	arca	(but contacting near other components is prohibited)			
19	FPCA Tilt	Bonding	Not allowed	Major		
	Defect	area		iviajoi		
			Products should put into the anti-static trays, with			
			non-overlapping, and the trays should be staggered			
			placed.			
			Different products cannot be mixed into the same			
20	Package	other	1 0			
=	3.1.3		The package should not have obvious deformation,	Minor		
		breakage, and the printing, labels type and qu				
			are correct.			
			The package should have QC signature. ROHS label			
			is needed if the products under ROHS control.			




10 Mechanical Drawing





KUNSHAN GOVISIONOX OPTOELECTRONICS CO., LTD G1548FH103GG-001 Packing Drawing

Packing Condition	Contents
Packing Type	TRAY + Carton packing type
TRAY material model	tray (10⁵~10 ⁹ Ω)
Tray packing type	See the picture 1
Number of panels per tray	10 pieces
Number of Tray per carton	21units ((20 units + 1 empty)PET tray)
Number of panels per carton	200 pieces



Picture 1



11 Precautions for Use of AMOLED Modules

- 11.1 Handling Precautions:
- 11.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from height.
- 11.1.2 Do not press down the screen or the adjoining areas too hard because the color tone may be shifted.
- 11.1.3 The polarizer covering the display surface of the AMOLED module is soft and easily scratched. Handle this polarizer carefully.
- 11.1.4 If the display surface is contaminated, blow on the surface and gently wipe it with a soft dry cloth. If it is still not completely clear, moisten the cloth with ethyl alcohol.
- 11.1.5 Solvents may damage the polarizer. Do not use water, ketone or aromatic solvents except ethyl alcohol.
 Do not attempt to disassemble the AMOLED Module.
- 11.1.6 If the logic circuit power is off, do not apply the input signals.
- 11.1.7 To prevent destruction from static electricity, be careful to maintain an optimum working environment.
- 11.1.8 Be sure to make yourself in contact with the ground when handling with the AMOLED Modules.
- 11.1.9 Tools required for assembly, such as soldering irons, must be properly ground.
- 11.1.10 To reduce the generation of static electricity, do not conduct assembly or other work under dry conditions.
- 11.1.11 To protect the display surface, the AMOLED Module is coated with a film. Be careful when peeling off this protective film, because static electricity may generate.
- 11.2 Storage Precautions:
- 11.2.1 When storing the AMOLED modules, be sure that they are not directly exposed to the sunlight or the light of fluorescent lamps.
- 11.2.2 The AMOLED modules should be stored under the storage temperature range. If the AMOLED modules will be stored for a long time, the recommended condition is:

 Temperature: 0°C~40°C Relatively humidity: ≤80%
- 11.2.3 The AMOLED modules should be stored in the room without acid, alkali or harmful gas.
- 11.3 Transportation Precautions:
- 11.3.1 The AMOLED modules should not be suffered from falling and violent shocking during transportation. Besides, excessive press, water, damp and sunshine, should be avoided.