

## SPECIFICATION FOR CTP MODULE

**MODULE NO:** YB-TG4801280S02A-C-A0

Doc.Version:00

#### Customer Approval:

□ Accept	□ Reject

YEEBO	NAME	NAME SIGNATURE	
Prepare	Electronic Engineer	赵春凤	2022-08-31
Check	Mechanical Engineer	李毅斌	2022-09-02
Verify		BK 5	2022-09-02
Approval		子、重有	2022-09-02

#### ■ APPROVAL FOR SPECIFICATIONS ONLY

□ APPROVAL FOR SPECIFICATIONS AND SAMPLE

WIMRD005-02-D

Add: 7/F.,On Dak Industrial Building,2-6 Wah Sing Street, Kwai Chung,H.K. Tel: +852-2945-6800; +852-2945-6885

Fax: +852-2481-0019



## 1. Revision History

Sample Version	DOC. Version	DATE		CHANGED BY	
A0	00	2022-08-31	SPEC ONLY	First issue	ZCF
		Ì	1		



## 2. Table of Contents

NO	CONTENTS	PAGE
1	Revision History	1
2	Table of Contents	2
3	Module Numbering System	3
4	General Specification	4
5	Drawing	5
6	Electrical Characteristics	6
7	Optical Characteristics	16
8	Interface Pin Assignment	18
9	Block Diagram	20
10	Backlight	21
11	Standard Specification for Reliability	22
12	Specification of Quality Assurance	24
13	Handling Precaution	29


Module P/N: YB-TG4801280S02A-C-A0

2



### 3. Module Numbering System

(Example)






## 4. General Specification

ITEM	CONTENTS		
Module Size	73.56 (W) * 187.86 (H) * 6.34(T) mm		
Module Size (with FPC)	73.56 (W) * 253.61 (H) * 6.34(T) mm		
Display Size (Diagonal)	6.75 inch		
Display Format	480(RGB)* 1280 Pixels		
Active Area	60.192 (W) * 160.512 (H) mm		
View Area	60.192 (W) * 160.512 (H) mm		
Pixel Pitch	0.1254 * 0.1254 mm		
LCD Type	TFT (16.7M)/ Transmissive / Normal Black		
The Best Viewing Direction	Free		
Controller IC	ICNL9707		
CTP IC	ILI2117A		
Weight	TBD		



## 5. Drawing





#### 6. Electrical Characteristics

## 6-1 Absolute Maximum Ratings

#### 6-1-1 Absolute Maximum Ratings (TFT)

 $(Ta=25^{\circ}C VSS=0V)$ 

Item	Symbol	Min.	Type	Max.	Unit	Remark
	IOVCC ~ VSSD	-0.3	-	3.3	Volt	
	VCC ~ VSSA	-0.3	-	6.6	Volt	
Dayyar Supply valtaga	HS_VCC ~ HS_VSS	-0.3	-	3.3	Volt	
Power Supply voltage	$VSP \sim VSSA$	-0.3	-	6.6	Volt	
	$VSSA \sim VSN$	-6.6 - (		0	Volt	
	VGH ~ VGL	VGH-VGL  ≤ 30			Volt	
Input voltage	Vin	-0.3	1	IOVCC+0.3	Volt	
HS input voltage	Vhsin	-0.3	-	2	Volt	
Operating Temperature	Topr	-20	-	+70	$^{\circ}$	
Storage Temperature	Tstg	-30	-	+80	$^{\circ}$	

## 6-1-2 Absolute Maximum Ratings (CTP)

Item	Symbol	Min	Тур	Max	Unit
System power supply voltage	VDD			3.6	V
High voltage power supply	$V_{PVDD\_CP}$		3.6	3.7	V
Analog input voltage	V <sub>INANA</sub>			VDD	V
Digital input voltage	$V_{INDIG}$			5	V
Storage temperature	T <sub>STG</sub>	-40		150	°C

Notes: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



#### **6-2 Operating Conditions**

## **6-2-1 Operating Conditions (TFT)**

(Ta=25°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply	VCC	-	2.6	3.0	3.6	Volt
	IOVCC	-	1.65	1.8	1.95	Volt
	VIH	-	0.7* IOVCC	-	IOVCC	Volt
Level Input Voltage	VIL	-	GND	-	0.3* IOVCC	Volt
(Digital signal)	VOH	-	0.8* IOVCC	-	IOVCC	Volt
	VOL	ı	GND	-	0.2* IOVCC	Volt
Current for Driver	IDD	VCC=3.0V	-	TBD	-	mA

#### 6-2-2 Operating Conditions (CTP)

#### Table 5-2: Power Supply

Item	Symbol	Min	Тур.	Max	Unit
System power supply voltage	VDD	2.8	3.3	3.6	V
Ambient operating temperature	T <sub>A</sub>	-40		85	$^{\circ}\!\mathbb{C}$
Junction Temperature	T <sub>J</sub>			125	$^{\circ}\!\mathbb{C}$

#### Table 5-3: DC Characteristics (Topr = 25℃)

Item	Symbol	Min	Тур.	Max	Unit
Input Voltage, High 1	(V <sub>IH1</sub> ) <sup>1</sup>	1			V
Input Voltage, High 2	$(V_{1H2})^2$	1.3			V
Input Voltage, Low	(V <sub>IL</sub> )			0.5	V
Output Voltage, High 1	(V <sub>OH</sub> ) <sup>3</sup>		See Note3		V
Output Voltage, Low	(V <sub>OL</sub> )			0.1	V

#### Specifications are subjected to change without notice.

#### Notes:

- 1. V IH1 includes pins CHIP\_EN, SDA, SCL, INT
- 2. V<sub>IH2</sub> includes pin EXT\_CLK
- 3.  $V_{OH}$  is for INT output voltage level which is programmable by registers. Typical values are 1.2V/1.5V/1.8V/V<sub>VDD</sub>.



#### **6-3 AC Characteristics**

6-3-1 AC Characteristics (TFT)

6-3-1-1 MIPI AC Characteristics

6-3-1-1-1 High Speed Mode - Clock Timings




Figure 4-5 Clock Timing

Signal	Oh.al	Donomotor	Sp	ecificati	Ilmit	mil	
	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
CLK P/N	2xUIINST	Double UI instantaneous	2.5	$X/\lambda$	12.5	ns	
CLK P/N	Ulinsta, Ulinstb	UI instantaneous Half	1.25		6.25	ns	1,2

Note 1: UI = UIINSTA = UIINSTB.

Note 2: ICNL9707 can support max 600Mbps/lane at 4 lane and max 800Mbps/lane at 3 lane application.

#### 6-3-1-1-2 High Speed Mode - Clock / Data Timings




Figure 4-6 DSI Clock / Data Timings

Signal	Symbol	Parameter	Spe	cificati	III-ii	Matas	
	Symbol	rarameter	MIN	TYP	MAX	Unit	Notes
Dn P/N	tDS	Data to Clock Setup time	0.15*UI			UI	
(n=0,1,2 and 3)	tDH	Clock to Data Hold time	0.15*UI			UI	



## 6-3-1-1-3 High Speed Mode - Rising and Falling Timings




Figure 4-7 Rsing and Falling Timings

December	O. mark at	Conditions	Sp	ecificat	ion		
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	Notes
Differential Rise Time for Clock	<b>t</b> DRTCLK	CLKP/N	150pS	V/A	0.3*UI	A	2,3
Differential Rise Time for Data	TORTDATA	DnP/N	150pS		0.3*UI		1,2,3
Differential Fall Time for Clock	<b>t</b> DFTCLK	CLKP/N	150pS	1	0.3*UI		2,3
Differential Fall Time for Data	toftdata .	DnP/N	150pS	10 N	0.3*UI		1,2,3

Note 1: DnP/N, n =0,1,2 and 3.

**Note 2:** The display module has to meet timing requriements, which are defined for the transmitter (MCU) on MIPI D-PHY standard.

Note 3: DSI-CLK+ = CLKP, DSI-CLK- = CLKN, DSI-D0+ = D0P, DSI-D0+ = D0N.



#### 6-3-1-1-4 Low Speed Mode - Bus Turn Around




Figure 4-8 Bus Turnaround (BTA) from MCU to display module Timing




Figure 4-9 Bus Turnaround (BTA) from Display module to MCU Timing

Cianal	Symbol	Parameter	Sp	Unit	Notes			
Signal	Symbol	rarameter	MIN	TYP	MAX	Unit	Notes	
D0P/N	TLPXM	Length of LP-00,LP-01,LP-10 or LP11 periods MCU to Display Module	50		75	nS	1	
D0P/N	TLPXD	Length of LP-00,LP-01,LP-10 or LP11 periods Display Module to MCU	50 75		nS	1		
DÖP/N	TTA_SURED	Time-out before the Display Module starts driving	TLPXD		2* TLPXD	nS	1	
D0P/N	TTA_GETD	Time to drive LP-00 by Display  Module	5* TLPXD			nS	1	
DOP/N	TTA_GOD	Time to drive LP-00 after turnaround request -MCU	4 * TLPXD			nS	1	

Note 1: D0P = DSI-D0+, D0N = DSI-D0-.



#### 6-3-1-1-5 Data Lanes from Low Power Mode to High Speed Mode





Figure 4-10 Data Lanes from Low Power Mode to High Speed Mode Timing

0:1	0	B	Sp	ecificat	ion	11	Maria
Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
DnP/N	TLPX	Length of any Low Power State Period	50			nS	1
DnP/N	THS-PREPARE	Time to drive LP-00 to prepare for HS Transmission	40+4*UI	/	85+6*UI	nS	1
DnP/N	THS-TREM-EN	Time to enable Data lane Receiver line termination measured from when Dn crosses VILMAX	4		35+4*UI	nS	1

#### 6-3-1-1-6 Data Lanes from High Speed Mode to Low Power Mode



If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1. If the last load bit is HS- 1, the transmitter changes from HS- 1 to HS- 0

Figure 4-11 Data Lanes from High Speed Mode to Low Power Mode Timing

Signal	Ob.a.l	XL\ / /	V	pecific	ation	Unit	Mater
	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
DnP/N	THS-SKIP	Time-Out at Display Module to ignore transition period of EoT	40		55+4*UI	nS	1
DnP/N	THS-EXIT	Time to drive LP-11 after HS burst	100	2 2		nS	1

Note 1: DnP/N, n=0,1,2 and 3.



#### 6-3-1-1-7 DSI Clock Burst - High speed mode to /from Low Power

#### Mode




Figure 4-12 Clock Lane -High speed mode to / from Low Power Mode Timing

Cianal	Cumbel	Parameter	TS	pecificat	Unit	Notes	
Signal	Symbol	Parameter	> MIN	TY	MAX	Unit	Notes
CKP/N	Тск-роѕт	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52*	u		nS	
CKP/N	Tolk-trail	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60			nS	
CKP/N	THS-EXIT	Time to drive LP-11 after HS burst	100	*	23	nS	
CKP/N	TCLK- PREPARE	Time to drive LP-00 to prepare for HS transmission	38		95	nS	
CKP/N	TCLK-TERM-	Time-out at Clock Lane to enable HS termination	8		38	nS	
CKP/N	Tolk- PREPARE+ Tolk-zero	Minimum lead HS-0 drive period before starting Clock	300		90	nS	
CKP/N	Tclk-pre	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8*UI			nS	



#### 6-3-1-2 Reset Input Timing




Figure 4-13 Reset Input Timing

Table 4-2 Reset Input Timing

0:1	Considerati		B V	Sp	ecifica	tion	/	FB ECONOCC-
Signal S	Symbol	Parameter	Description	MIN	TYP	MAX	Unit	Notes
	tresw	Reset "L" pulse width		10	F\		uS	1
RESET	100000	Decide and the first	When reset applied during Sleep in mode		1	5	mS	2
one-model.to	treset	Reset complete time	When reset applied during Sleep Out mode			120	mS	5

Note 1: Condition : Ta =25°C.


**Note 2:** Spike due to an electrostatic discharge on RESET line does not cause irregular system reset according to the table below.

RESET Pulse	Action
Less than 5us	Reset Rejected
More than 10uS	Reset
Between 5us and 10uS	Reset Start

**Note 2:** During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in sleep out mode. The display remains the blank state in sleep in mode) and then return to Default condition for **HW RESET**.

**Note3:** During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W RESET complete time (tRESET) within 5ms after a rising edge of RESET.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



**Note 5:** It is necessary to wait 5ms after releasing RESET when sending commands, and Sleep Out command can not be sent within 120ms.



#### 6-3-1-3 Power On/ OFF Sequence 6-3-1-3-1 Power ON Sequence

Applied Power: IOVCC, VCI




Figure 7-1 Power on sequence at PCCS[1:0]=[1,0] mode

Note1: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

#### 6-3-1-3-2 Power OFF Sequence

Application Power: IOVCC, VCI,




Figure 7-3 Power off sequence at PCCS[1:0]=[1,0] mode

Note1: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.



## 6-3-2 AC Characteristics (CTP)




Figure 5-1: The timing of I<sup>2</sup>C Interface

Table 5-5: Characteristics of the SDA and SCL bus lines

Symbol	Parameter		100KHz			400KHz			
Symbol	Parameter	Min	Max	Unit	Min	Max	Unit		
f <sub>SCL</sub>	SCL clock frequency	0	100	kHz	0	400	KHz		
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	I	μs	0.6	-	μs		
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	μs	1.3	-	μs		
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	8 <del>1 - </del> 1	μs	0.6	3 <del></del> 17	μs		
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	s=	μs	0.6		μs		
t <sub>HD;DAT</sub>	Data hold time	0	3.45	μs	0	0.9	μs		
t <sub>SU;DAT</sub>	Data set-up time	250	8 <del></del> 4	ns	100	1 <del></del> 5	ns		
t <sub>r</sub>	Rise time of both SDA and SCL signals	-	1000	ns	12_13	300	ns		
t <sub>f</sub>	Fall time of both SDA and SCL signals	-	300	ns		300	ns		
t <sub>SU:STO</sub>	Set-up time for STOP condition	4.0	n—.	μs	0.6	1 <del></del> 1	μs		
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	-	μs	1.3	5_7	μs		



## 7. Optical Characteristics

T4	_	Cl 1	C1:4:	Spe	ecificatio	ons	TI24	NI-4-
Iten	n	Symbol	Conditions	Min	Тур	Max	Unit	Note
Transmit	ttance	T(%)	-	3.74	4.4	-	-	-
Contrast	Ratio	CR	θ=0 Normal Viewing angle	1000	1500	-		(1)(2)
Response	e time	TR+TF	-	-	25	35	ms	(1)(3)
NTS	С		-	65	70	-	%	
	Пом	$\Theta_{X}+$		75	85	-		
Viewing	Hor.	Θх-	CD>10	75	85	-	daa	
angle	Ver.	<b>Θ</b> у+	CR≧10	75	85	-	deg.	-
	ver.	Θу-		75	85	-		

Measuring Condition

1. Measuring surrounding: dark room

2. Ambient temperature: 25±2°C


3. 30 min. Warm-up time.

#### Color of CIE Coordinate:

Item	Item		Condition	Min.	Тур.	Max.
	Dad	x		TBD	0.656	TBD
	Red	У		TBD	0.318	TBD
Clamanaticita		X	0 - a - 00	TBD	0.255	TBD
Chromaticity Coordinates	Green	у	$\theta = \varphi = 0^{\circ}$ LED Backlight	TBD	0.576	TBD
(Transmissive)		X	Color Degree	TBD	0.137	TBD
(Transmissive)	Blue	у		TBD	0.098	TBD
	White	X		TBD	0.293	TBD
		У		TBD	0.322	TBD



#### Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio(CR): measured at the center point of panel

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black

Note (3) Definition of Response Time: Sum of TR and TF





## 8. Interface Pin Assignment

## 8-1 LCM FPC Interface

No.	Symbol	Function
1	GND	Power ground
2	D0P	MIPI-DSI Data differential signal input pins.
3	D0N	MIPI-DSI Data differential signal input pins.
4	GND	Power ground
5	D1P	MIPI-DSI Data differential signal input pins.
6	D1N	MIPI-DSI Data differential signal input pins.
7	GND	Power ground
8	CP	MIPI-DSI Clock differential signal input pins.
9	CN	MIPI-DSI Clock differential signal input pins.
10	GND	Power ground
11	D2P	MIPI-DSI Data differential signal input pins.
12	D2N	MIPI-DSI Data differential signal input pins.
13	GND	Power ground
14	D3P	MIPI-DSI Data differential signal input pins.
15	D3N	MIPI-DSI Data differential signal input pins.
16	GND	Power ground
17	GND	Power ground
18	IOVCC	Power supply for the logic power and I/O circuit.
19	IOVCC	Power supply for the logic power and I/O circuit.
20	NC	Not connect
21	NC	Not connect
22	NC	Not connect
23	GND	Power ground
24	RESET	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.
25	VSP	Not connect
26	VSN	Not connect
27	GND	Power ground
28	LEDK	Power supply Cathode input for backlight.
29	LEDK	Power supply Cathode input for backlight.
30	GND	Power ground



31	NC	Not connect
32	GND	Power ground
33	GND	Power ground
34	NC	Not connect
35	LEDA	Power supply Anode input for backlight.
36	LEDA	Power supply Anode input for backlight.
37	GND	Power ground
38	VCI	Power supply to the analog circuit.
39	VCI	Power supply to the analog circuit.
40	TE	Tearing Effect pin.

## 8-2 CTP FPC Interface


No.	Symbol	Function	Remark
1	INT	Touch panel interrupt output	
2	SDA	Touch panel I2C data	
3	SCL	Touch panel I2C clock	
4	RESET	Touch panel reset	
5	VDD	Touch panel power supply	
6	GND	Touch panel Ground	

Module P/N: YB-TG4801280S02A-C-A0

19



## 9. Block Diagram





#### 10. Backlight

- 1. Standard Lamp Styles (Edge Lighting Type):
  The LED chips are distributed over the edge light area of the illumination unit, which gives the less power consumption:
- 2. The Main Advantages of the LED Backlight are as following:
  - 2.1 The brightness of the backlight can simply be adjusted. By a resistor or a potentiometer.

#### 3. Data About LED Backlight:


 $(Ta=25^{\circ})$ 

PARAMETER	Sym.	Min.	Тур.	Max.	Unit	Test Condition	Note
Supply Current	I	-	120	-	mA	-	
Supply Voltage	V	10.8	12.4	14.0	V		1
Luminous Intensity for LCM+CTP	IV	250	340	-	Cd/m2	If=120mA	2
Uniformity for LCM+CTP	-	70	ı	-	%	11 12011111	3
Life Time	-	20000	-	-	Hr.		4
Color	White						

#### NOTE:

- 1. Backlight Only
- 2. Average Luminous Intensity of P1-P9
- 3. Uniformity = Min/Max \* 100%
- 4. LED life time defined as follow: the final brightness is at 50% of original brightness

#### Measured Method: (X\*Y: Light Area)




Using aperture of 1°, distance 50cm.

#### **Internal Circuit Diagram**

CIRCUIT DIAGRAM

B/L Electrical Circuit





# 11. Standard Specification for Reliability 11–1. Standard Specifications for Reliability

No	Item	Description
01	High temperature operation	The sample should be allowed to stand at 70°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
02	Low temperature operation	The sample should be allowed to stand at -20°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
03	High temperature storage	The sample should be allowed to stand at 80°C for 240 hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 2 hours.
04	Low temperature storage	The sample should be allowed to stand at -30°C for 240 hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 2 hours.
05	Moisture storage	The sample should be allowed to stand at 60°C,90%RH MAX for 240 hours under no-load condition, then taking it out and drying it at normal temperature for 2 hours.
06	Thermal shock storage	The sample should be allowed to stand the following 10 cycles: $-30^{\circ}$ C for 30 minutes $\rightarrow$ normal temperature for 5 minutes $\rightarrow$ +80°C for 30 minutes $\rightarrow$ normal temperature for 5 minutes, as one cycle.
07	Packing vibration	Frequency range: 10Hz ~ 55Hz Amplitude of vibration: 1.5mm X,Y,Z 2 hours for each direction.  Sweep time: 12 min
08	Packing drop test	According to ISTA 1A 2001.
09	Electrical Static	Air: $\pm 6$ KV 150pF/330 $\Omega$ 5 times
	Discharge	Contact: ±4KV 150pF/330Ω 5 time

<sup>\*</sup>Sample size for each test item is 3~5pcs



#### 11 - 2. Testing Conditions and Inspection Criteria

For the final test the testing sample must be stored at room temperature for 24 hours, after the tests listed in Table 11-1, Standard specifications for Reliability have been executed in order to ensure stability.

No	Item	Test Model	In section Criteria
01	Current Consumption	Refer To Specification	The current consumption should conform to the product specification.
02	Contrast	Refer To Specification	After the tests have been executed, the contrast must be larger than half of its initial value prior to the tests.
03	Appearance	Visual inspection	Defect free.

#### 11-3. MTBF

MTBF	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (25 $\pm$ 5 $^{\circ}$ C), normal humidity (50 $\pm$ 10% RH), and in area not exposed to direct sun light.
------	--



Module P/N: YB-TG4801280S02A-C-A0

24



#### 12. Specification of Quality Assurance

#### 12-1. Purpose

This standard for Quality Assurance should affirm the quality of LCD module products to supply to purchaser by YEEBO CORPORATION (Supplier).

#### 12-2. Standard for Quality Test

a. Inspection:

Before delivering, the supplier should take the following tests, and affirm the quality of product.

b. Electro-Optical Characteristics:

According to the individual specification to test the product.

c. Test of Appearance Characteristics:

According to the individual specification to test the product.

d. Test of Reliability Characteristics:

According to the definition of reliability on the specification for testing products.

e. Delivery Test:

Before delivering, the supplier should take the delivery test.

- (i) Test method: According to ISO2859-1. General Inspection Level II take a single time.
- (ii) The defects classify of AQL as following:

Major defect: AQL = 0.65 Minor defect: AQL = 2.5 Total defects: AQL = 2.5

- 12-3. Non- conforming Analysis & Deal With Manners
  - a. Non- conforming Analysis:
    - (i) Purchaser should supply the detail data of non- conforming sample and the non-conforming.
    - (ii) After accepting the detail data from purchaser, the analysis of non- conforming should be finished in two weeks.
    - (iii) If supplier can not finish analysis on time, must announce purchaser before 3 days.
  - b. Disposition of non- conforming:
    - (i) If find any product defect of supplier during assembly time, supplier must change the good product for every defect after recognition.
    - (ii) Both supplier and customer should analyze the reason and discuss the disposition of non-conforming when the reason of nonconforming is not sure.

#### 12-4. Agreement items


Both sides should discuss together when the following problems happen.

- a. There is any problem of standard of quality assurance, and both sides should think that must be modified.
- b. There is any argument item which does not record in the standard of quality assurance.
- c. Any other special problem.




#### 12-5. Standard of The Product Appearance Test

- a. Manner of appearance test:
- (i) The test must be under  $20W \times 2$  or 40W fluorescent light, and the distance of view must be at  $30\pm5cm$ .
  - (ii) When test the model of transmissive product must add the reflective plate.
  - (iii)The test direction is base on around 10° of vertical line.
  - (iiii)Temperature: 25±5°C Humidity: 60±10%RH



#### (iv) Definition of area:



- A. Area: Viewing area.
- B. Area: Out of viewing area. (Outside viewing area)
- b. Basic principle:
- (i) It will accord to the AQL when the standard can not be described.
- (ii) The sample of the lowest acceptable quality level must be discussed by both supplier and customer when any dispute happened.
- (iii) Must add new item on time when it is necessary.
- c. Standard of inspection: (Unit: mm)



12-6. Inspection specification Defect out of viewing area can be neglected.

ltem	Spe	cification	Unit : mm	AQL		
Electrical Testing	1.1 Open 1.2 Short 1.3 T/P failure 1.4 Missing vertical, horizontal segment, segment contrast defect. 1.5 Missing character, dot or icon. 1.6 Display malfunction. 1.7 No function or no display. 1.8 Current consumption exceeds product specifications. 1.9 LCD viewing angle defect. 1.10 Mixed product types. 1.11 Flicker					
	D	Acceptable numbers				
	≤0.25	ignored (No more than five spots within 5mm)	red (No more than five			
explosion-proof film	0. 25 <d≤0. 5<="" td=""><td>3</td><td>X</td><td></td></d≤0.>	3	X			
bubble/Concave	0.5 <d≤0.8< td=""><td>2</td><td>D=(x+y)/2</td><td></td></d≤0.8<>	2	D=(x+y)/2			
and convex	0.8 <d≤1.5< td=""><td>1</td><td></td><td>0.5</td></d≤1.5<>	1		0.5		
point/indentation / Contamination	D>1.5	NG		2.5		
/ Contamination	<ol> <li>Product's front side checked according to this specification, back side ignored, but light leakage is not allowed.</li> <li>Printing ink peel off is not allowed.</li> <li>The particle will be ignored when it is removable by cleaning</li> </ol>					
	* Densely spaced: No more than two spots within 10mm					
	D	Acceptable numbers				
	<b>≤</b> 0. 15	ignored (No more than	y			
		five spots within 5mm)				
Black spots /	0. 15 <d≤0. 3<="" td=""><td>3</td><td>X</td><td></td></d≤0.>	3	X			
White spots /Bright spots/ Color spots /polluted inside/ punctured	0. 3 <d≤0. 5<="" td=""><td>2</td><td>D=(x+y)/2</td><td></td></d≤0.>	2	D=(x+y)/2			
	D>0. 5	NG		2.5		
	<ol> <li>Product's front side checked according to this specification, back side ignored, but light leakage is not allowed.</li> <li>Printing ink peel off is not allowed.</li> <li>The particle will be ignored when it is removable by cleaning</li> </ol>					
	* Densely spaced: ]	No more than two spots withi	n 10mm			



						1	
	W	L	Acceptable numbers		1		
			ignored (No more		$\mathbf{W}$		
	≤0.05	≤6	than five lines within	,	,		
Linear Object:			5mm)				
Fiber, scurf,	0.05 <w≤0.25< td=""><td>≤6</td><td>2</td><td><b>├</b></td><td>    </td><td></td></w≤0.25<>	≤6	2	<b>├</b>	 		
scratches and other			NG	I	L		
linear defects (not	, 0320			Į.		2.5	
affecting function)	The reverse side scratches, not affect to the electronic circuit, cannot find the scratches from the front side is acceptable  * Densely spaced: No more than two lines within 10mm						
Glass edge chipping、edge breakage	breakage can have no visua	't cause d dama ditions	Acceptable nur	lens	X Y Y Z	2.5	
	Visual broken i	s NG,	and there is no poter	ntial fau	ı1t.		
Glass broken	``	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				0.65	
1. V/A printed edges sawtooth inspected	Some contentiou	s defect	judged according to samp	oles			
according to this standard	Product type	Conditions					
2. LOGO's sawtooth	Same size  1. width below 0.2 inch (included) ignored, above 0.2 NG 2. Length not accounted					2.5	
Specific dimension In accordance with product outline drawing or specification (key dimension) or engineering sample.					2.5		
Glue	1. Glue overflow of	exceed 0	.2mm to the black frame	is not allov	wed.		
overflow/Frame					2.5		



	Dubble/	FPC golden finger hot pressure's bubble or impurity diameter shall be below 1/2 of the pressed area, pressed deviation shall not exceed 1/2 of the silver line width, and 40X microscope cannot have obvious cracks.	0.65
	Folded mark (minor	Linearity irreversibility folded mark and acute angle folded mark is NG.	2.5
	fault) EMI FILM	Surface broken, scratched ≤ 0.3mm	
	(minor fault)	Surface broken below 5mm can be modified by print ink, after modified, the result shall be achieved to EMI	2.5

Module P/N: YB-TG4801280S02A-C-A0

29



### 13. Handling Precaution

#### 13.1 Warranty

This product has been manufactured to specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we will not take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.

- 1. We cannot accept responsibility for any defect arise after additional process of the product (including disassembly and reassembly), after product delivery.
- 2. We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.
- 3. We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed your company's acceptance inspection procedures.
- 4. We cannot accept responsibility for industrial property, which may arise through the use of your product, with exception to those issues relating directly to the structure or method of manufacturing of our product 3months from YEEBO production.
- 5. The liability of YB is limited to repair or replacement on the terms set forth below. YB will not be responsible for any subsequent or consequential events or injury or damage to any personnel or user including third party personnel and/or user. Unless otherwise agreed in writing between YB and the customer, YB will only replace or repair any of its CTP which is found defective electrically or visually when inspected in accordance with YB GENERAL CTP INSPECTION STANDARD.

#### 13.2. Precautions in Use of CTP Module

#### 13.2-1. Handling of CTP Module

- 13.2-1-1 Please operate the capacitive touch panel by touch the panel surface with finger or electric pen
- 13.2-1-2 Store the products at the temperature and humidity mentioned in the specification in a good package do not expose the products under direct sunlight.
- 13.2-1-3 Do not hit the capacitive touch panel in strong force, or drop it down, it is made of glass and friable.
- 13.2-1-4 Put on finger coats glovers or mask to protect the products from fingerprint of stain. Do not upload/unload the touch panel by holding the FPC cable. Do not bend the FPC cableoften or pull it hard when installing, as FPC cable is soft and connected to touch panel body.
- 13.2-1-5 Pay attention to the prevention from high voltage and static electricity.

#### **13.2-2 Storage**

- 13.2-2-1 Store in ambient temperature of 25±10°C, and relative humidity of 50±10%RH. Do not expose to sunlight or fluorescent light.
- 13.2-2-2 Storage in a clean environment, free from dust, active gas, and solvent.
- 13.2-2-3 Store in anti-static electricity container.
- 13.2-2-4 Store without any physical load.
- 13.2-2-5 Appearance,3months;Function,1year; within the validity, failed CTP can be replaced 1 to 1

#### 13.3 Guarantee

Our products meet requirements of the environment.YEEBO ROHS requirement is based on European Union Directive 2011/65/EU (ROHS) Requirements and Update.